[8.1 時序電路中數據的讀寫](8.1%E6%97%B6%E5%BA%8F%E7%94%B5%E8%B7%AF%E4%B8%AD%E6%95%B0%E6%8D%AE%E7%9A%84%E8%AF%BB%E5%86%99.md) [8.2 從RTL角度來看verilog中=和<=的區別](8.2verilog%E4%B8%AD=%E5%92%8C=%E7%9A%84%E5%8C%BA%E5%88%AB.md) [8.3 case和casez的區別](8.3case%E5%92%8Ccasez%E7%9A%84%E5%8C%BA%E5%88%AB.md) [8.4 關于參數的傳遞與讀取（paramter）](8.4%E5%85%B3%E4%BA%8E%E5%8F%82%E6%95%B0%E7%9A%84%E4%BC%A0%E9%80%92%E4%B8%8E%E8%AF%BB%E5%8F%96%EF%BC%88paramter%EF%BC%89.md) [8.5 關于符號優先級](8.5%E5%85%B3%E4%BA%8E%E7%AC%A6%E5%8F%B7%E4%BC%98%E5%85%88%E7%BA%A7.md)